


SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDR3 CHANNEL A 1,2
16	DDR3 CHANNEL B 1,2
17	DDR3 TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

SHEET TITLE

28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下:




Component value change history

Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的OWER及阻值;DEL R484,DR78. ADD DR79,,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V-->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K--->549ohm,del DR69	
	2. ADD U9(uP6262),R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E ,JM368的RX,TX串電容BOM 0.1U/Y5V-->0.1U/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1.DEL Q107,R620,ADD R621	
	2.Q49(BAT54C) 限用 DII	
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1U/Y5V--->X7R	
	3.R300 49.9--->100 ohm ,C158 Y5V--->X7R for USB	
	4.DC20 0.01u--->1nf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改爲SMART FAN	
	2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1V 的電壓	
	4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改爲1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改爲1.8V;47--->44.2	
	2.TO252---改爲POWER PACK	
97/08/26 EBOM:10A	1.DDR2換成DDR3 2.換NB /SB HEAT SINK	
97/10/15 PBOM:10B	1.CHANGE SB HEAT SINK FOR DDR3專用 2.R414 102K-->105K;R384 1.27k---->1.3k for 電壓調整	
	3. FDD改爲白色	
98/02/20 PBOM:10C	1.100UF 統一料號	
98/05/18 PBOM:10D	1.Backup bios R56 pull-high 1k--->330 ohm; 移除SST BIOS	
98/06/16 PBOM:10E	1.藍、白 DIMM slot;白色IDE	

Circuit or PCB layout change
for next version

[illegible]






BLOCK DIAGRAM



ICH8 GPIO LIST TABLE

PIN NAME	PWR WELL	AFTER/ PLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE(STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WP0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE:6 PHASE PWM--ISL6327CRZ



Gigabyte Technology			
Title		TABLE LIST	
Size B	Document Number	Rev	
	EP43T-USB3	1.0	
Date:	Tuesday, December 29, 2009	Sheet	4 of 36






HA/REQ:50%
ADSTB:50%

LGA775A

LGA775
(1/8)

CPU-SK/775/S/15

SP-CAP X 3PCS




C107220p4/NPO/50V/U/X
C11220p4/NPO/50V/U/X

C14
1n4/X7R/50V/K/X



CPU GTLREF RATIO

GTLREF_UV0	GTLREF_UV1	Ratio Set
HIGH	HIGH	0.67
LOW	HIGH	0.65
HIGH	LOW	0.63
LOW	LOW	0.615

0.667 X VTT FOR LGA775 PIN H2/F2




0.635 X VTT FOR LGA775 PIN H1/G10



GTLREF0
R239 0/4/SHT/X

GTLREF1
R260 0/4/SHT/X




FOR ALL DDR CLK RATIO

The diagrams illustrate the BSEL signal routing for DDR clocks. Each circuit includes a pull-up resistor (R92, R93, R95, R96, R89, R90) connected to VTT_GMCH, a 2N7002 MOSFET (Q21, Q22, Q20) with its source to ground and gate to the BSEL signal, and an MMBT2222A MOSFET (Q15, Q13, Q19) with its source to ground and gate to the BSEL signal. The BSEL signals are BSEL11, BSEL00, BSEL22, BSEL166_3, BSEL166_2, BSEL166_1, BSEL166_4, and FSBSEL1, FSBSEL0, FSBSEL2. A large oval encloses the bottom two diagrams.

FORCE 400MHz CPU TO 333MHz

	FSA	FSB	FSC	
	FSBSEL0	FSBSEL1	FSBSEL2	Clock
?	1	0	1	100MHz
?	1	0	0	133MHz 3/4
G33	0	1	0	200MHz 2/2.66/3.33/4# 400/533
G33	0	0	0	266MHz 2/2.5/3/4# 400/533/667/800
G33	0	0	1	333MHz 2/2.4/3.2/4# 533/667/800/1066
	0	1	1	400MHz 667/800/1066/1333


VCCA & VCOREPLL
define doesn't same as
old P4 design kit



Pin-to-pin connection diagram for LGA775 to LGA775/S15. The diagram shows two columns of pins. The left column (LGA775) includes pins like SM1, A20M, FERR, INTR, NMI, IGNNE, STPCLK, VCCA, VSSA, VCOREPLL, VCC_PLL, VIDO, VID1, VID2, VID3, VID4, VID5, VID6, VID7, VRD_SEL, CPUCLK, CPUCCLK, SKTOCC, and various sense lines. The right column (LGA775/S15) includes pins like A20M*, FERR*/PBE*, LINT0, LINT1, IGNNE*, STPCLK*, VCCA, VSSA, VCCIOPLL, VCC_PLL, VID0, VID1, VID2, VID3, VID4, VID5, VID6, VID7, VRD_SEL, CPUCLK, CPUCCLK, SKTOCC, and various sense lines. Connections are shown with lines and labels like 'TP_CPU11', 'TP_CPU14', 'TP_CPU16', 'TP_CPU10', 'TP_CPU13', 'TP_CPU15', 'TP_CPU11', 'TP_CPU14', 'TP_CPU16', 'TP_CPU10', 'TP_CPU13', 'TP_CPU15'. A note at the bottom right says 'Pop to disable old Prescott CPU'.


Pop to disable old
Prescott CPU

Title			
P4_LGA775-C			
Size B	Document Number		Rev
	EP43T-USB3		1.0
Date:	Tuesday, December 29, 2009	Sheet 7 of 36	





PCIEX16:16/5/5/5/16(breakout min 8/4/5/4/8)

Impedance=85 +/- 17.5%




DMI:12/4/8/4/12

Impedance=95 +/- 17.5%



AC82P43-SLB89/BGA1254/[10HB1-030P43-10R]



tracer 10/10


Gigabyte Technology


Title			
GMCH-PCI E & DMI			
Size	Document Number	Rev	
Custom	EP43T-USB3	1.0	
Date:	Tuesday, December 29, 2009	Sheet	11 of 36


CL_VREF:4/10
0.349V




Sheet 12 of 36











DDR TERMINATION CHANNEL A

DDRVTT Decouple



DDR18V Decouple



DDRVTT Decouple



DDR TERMINATION CHANNEL B


DDR18V Decouple



DDRVTT Decouple




Gigabyte Technology

Title		
DDR3 TERMINATOR		
Size	Document Number	Rev
Custom	EP43T-USB3	1.0
Date:	Tuesday, December 29, 2009	Sheet 17 of 36






AF82801JB-A0/BGA676[10HB1-038280-G0R]




SB_HS[12SP2-030030-71R_12SP2-030030-72R_12SP2-030030-73R]

FOR DDR3專用SB heat sink


DMI:12/4/8/4/12
Impedance=95 +- 17.5%



PCI-E X1 :15/4/8/4/15
Impedance=95 +- 17.5%



VCC1_5 24.9/4/1
tracer 4/8




ICHB

ICH9
(2/6)
DMI


PCI-E

AF82801JB-A0/BGA676[10HB1-038280-G0R]

USB:15/4.5/7.5/4.5/15
Impedance=90+- 15%





USB




USBRBIASN, USBRBIASP, CLK48, 10p/4/NPO/50V/J/X

Gigabyte Technology



Title			
ICH9-PCI, DMI, LAN, USB			
Size	Document Number	Rev	
B	EP43T-USB3	1.0	
Date:	Tuesday, December 29, 2009	Sheet	19 of 36




VCC1 5




Q30	VSS_100	H13
Q29	VSS_101	H19
Q16	VSS_102	H2
F9	VSS_103	H25
F8	VSS_104	H26
F26	VSS_105	H27
F21	VSS_106	H28
F12	VSS_107	H29
F12	VSS_108	H30
VSS_109	VSS_109	H31
E30	VSS_110	H32
E22	VSS_111	H33
E15	VSS_112	H34
E15	VSS_113	H35
D28	VSS_114	H36
B5	VSS_115	H37
B5	VSS_116	H38
B5	VSS_117	H39
B5	VSS_118	H40
B5	VSS_119	H41
B5	VSS_120	H42
B2	VSS_121	H43
B19	VSS_122	H44
B17	VSS_123	H45
B14	VSS_124	H46
B11	VSS_125	H47
B5	VSS_126	H48
B5	VSS_127	H49
B5	VSS_128	H50
B5	VSS_129	H51
B5	VSS_130	H52
B5	VSS_131	H53
B5	VSS_132	H54
B5	VSS_133	H55
B5	VSS_134	H56
B5	VSS_135	H57
B5	VSS_136	H58
B5	VSS_137	H59
B5	VSS_138	H60
B5	VSS_139	H61
B5	VSS_140	H62
B5	VSS_141	H63
B5	VSS_142	H64
B5	VSS_143	H65
B5	VSS_144	H66
B5	VSS_145	H67
B5	VSS_146	H68
B5	VSS_147	H69
B5	VSS_148	H70
B5	VSS_149	H71
B5	VSS_150	H72
B5	VSS_151	H73
B5	VSS_152	H74
B5	VSS_153	H75
B5	VSS_154	H76
B5	VSS_155	H77
B5	VSS_156	H78
B5	VSS_157	H79
B5	VSS_158	H80
B5	VSS_159	H81
B5	VSS_160	H82
B5	VSS_161	H83
B5	VSS_162	H84
B5	VSS_163	H85
B5	VSS_164	H86
B5	VSS_165	H87
B5	VSS_166	H88
B5	VSS_167	H89
B5	VSS_168	H90
B5	VSS_169	H91
B5	VSS_170	H92
B5	VSS_171	H93
B5	VSS_172	H94
B5	VSS_173	H95
B5	VSS_174	H96
B5	VSS_175	H97
B5	VSS_176	H98
B5	VSS_177	H99
B5	VSS_178	H100
B5	VSS_179	H101
B5	VSS_180	H102
B5	VSS_181	H103
B5	VSS_182	H104
B5	VSS_183	H105
B5	VSS_184	H106
B5	VSS_185	H107
B5	VSS_186	H108
B5	VSS_187	H109
B5	VSS_188	H110
B5	VSS_189	H111
B5	VSS_190	H112
B5	VSS_191	H113
B5	VSS_192	H114
B5	VSS_193	H115
B5	VSS_194	H116
B5	VSS_195	H117
B5	VSS_196	H118
B5	VSS_197	H119
B5	VSS_198	H120




SIGNAL NAME	NO LAN
VccCL1_05	de-CAP
VccCL3_3	Vcc3_3
VccCL1_5	de-CAP
VccGLAN1_5	Vcc1_5
VccGLAN3_3	Vcc3_3
VccGLANPLL	Vcc1_5
VccLAN1_05	N/A
VccLAN3_3	VCC3_3
LAN100_SLP	TO VccRTC
INTVRMEN	TO VccRTC
LAN_RST#	Tie to Vss









ICS9LPRS914[10HL6-180914-20R]




Title			
<div style="text-align: center;"> CK505 CLK GEN EP43T-USB3 </div>			
Size	Document Number	Rev	
Custom		1.0	
Date:	Tuesday, December 29, 2009	Sheet	23 of 36

PCI1,2 SLOT






COMA





COM RI





REV:0.1 驗證




400MILS 240MILS




R_USB30 R-A USB+LAN/W T/F/G/USB3.0 UDE/11NR6-302009-12R]




LPT PORT



DYNAMIC CURRENT OC






-PROHOT




COM & LPT PORT		
Title		
Size	Document Number	Rev
Custom	EP43T-USB3	1.0
Date:	Tuesday, December 29, 2009	Sheet 26 of 37


TEMP H/W MONITOR




VOLTAGE-- H/W MONITOR




BOOT DEVICE	GNT0	CS1
SPI	0	1
PCI	1	0
FWH	1	1




KB/MS



	ALC889A+	ALC889A	ALC888Vx
CR107	X	O	X
CR108	X	O	X
CR109	X	O	O
CR110	O	X	X
CR2	20K/1%	20K/0.1%	20K/1%




CODEC POWER/EMI PAD




CO-LAYOUT


CD IN



SPDIF






AZALIA JACK




3RP/26P/OR,BK,GY,BU,GE,PK/RA/D/1/B
VISTA規範: REAR-->BLK, CEN/SUB-->ORG


BTX AZALIA CONNECTOR




LINE-OUT




LINE-IN




MIC-IN




SURROUND




CEN/LFE



SURR BACK




AZALIA FRONT PANEL





Gigabyte Technology



Title			AUDIO JACK
Size			Document Number
Custom			EP43T-USB3
Date:			Tuesday, December 29, 2009
Sheet			29 of 36
Rev			1.0






ATX POWER CONNECTOR



螺絲孔位置圖 (注意Footprint不同)



L1117LG/N/SOT223/1A



BH/2*20K20/WH/SHN/2.54/VA/PA46

PH_DD7	DD7A
PH_DD8	DD8A
PH_DD6	DD6A
PH_DD9	DD9A

PH_DD5	DD5A
PH_DD4	DD4A
PH_DD10	DD10A
PH_DD11	DD11A

PH_DD3	DD3A
PH_DD12	DD12A
PH_DD2	DD2A
PH_DD13	DD13A

PH_DD1	DD1A
PH_DD0	DD0A
PH_DD14	DD14A
PH_DD15	DD15A

PH_DIOW_N DIOWnA

PH_DIOR_N DIORnAPH_DMACK_N DMACKnA

PH DA1 DA1A

PH_DA0 DA0A

PH_CS0_N CS0nA

PH_DA2 DA2A

PH CS1 N CS1nA

01



PH_IORDY IORDYA

PH_DMARQ DMARQA





PH INTRQ INTRQA

PH_CBLID_N PDIAGnA


FRONT USB1




FRONT USB2




USB POWER




FLOPPY



SATA LED




INTEL FRONT PANEL



Gigabyte Technology

Gigabyte Technology			
FP,F_USB,USB PWR,FDD,BZ			
EP43T-USB3			
Size	Document Number	Rev	1.0
Custom			
Date:	Tuesday, December 29, 2009	Sheet	34 of 37



GIGABYTE THCHNOLOGIES			
Title			
TPM I/F-SLB 9635 TT 1.2			
Size	Document Number		Rev
Custom	EP43T-USB3		1.0
Date:	Tuesday, December 29, 2009	Sheet	36 of 36

50 欧姆: [18/4/10/4/18]

PCIE x1 :15/4/8/4/15
Impedance=95 +- 17.5%

90 欧姆: [20/4.5/7.5/4.5/20]

uPD720200

UPD720200F1-DAK-A/S[10HB2-700200-30R]

GIGABYTE

File	uP720200		
Size	Document Number	Rev	
Custom	EP43T-USB3	1.0	
Date:	Tuesday, December 29, 2009	Sheet	37 of 37